PLC Campus

02Understanding XIO

Examining when a bit is false, and reading normally-closed devices. · about 30 min

0 of 5 stages complete